By Topic

Hardware Coprocessor Synthesis from an ANSI C Specification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ahuja, S. ; ECE Dept., Virginia Polytech. & State Univ., Blacksburg, VA, USA ; Gurumani, S.T. ; Spackman, C. ; Shukla, S.K.

This article shows how design space exploration can be realized through high-level synthesis.It presents a case study of a hardware implementation of the advanced encryption standard (AES) Rijindael algorithm. Starting from algorithmic specification, it generate various architectures by using the C2R compiler.

Published in:

Design & Test of Computers, IEEE  (Volume:26 ,  Issue: 4 )