By Topic

From the EIC: Building and verifying hardware at a higher level of abstraction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.

To manage design complexity and cost, the next-generation design methodology must enable the highest possible level of abstraction; hide, insofar as possible, implementation details from designers; allow efficient design reuse, including the reuse of IP blocks, underlying architectures, and a large portion of embedded software across multiple generations; and provide flexibility in the system architecture of computation, communications, and storage elements. High-level synthesis is necessary and critical in such a solution. Consequently, this issue of IEEE Design & Test presents nine articles to review the progress of high-level synthesis research and which examine various aspects of this up-and-coming methodology.

Published in:

Design & Test of Computers, IEEE  (Volume:26 ,  Issue: 4 )