Skip to Main Content
An efficient hardware architecture is presented for computing convolutions and correlations with two or more dimensions. This is derived from combining a class of polynomial transforms with currently available VLSI convolution devices. The proposed method is particularly suitable for computing high order convolutions with little or no arithmetic quantisation errors.
Date of Publication: 7 June 1990