By Topic

A High-Speed and EDP-Efficient Range-Matching Scheme for Packet Classification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jian-Wei Zhang ; Microelectron. Center, Harbin Inst. of Technol., Harbin, China ; Ming-yan Yu ; Bin-Da Liu ; Xiao-Feng Huang

A range-matching scheme for packet classification (PC) that greatly improves search speed is presented. It effectively reduces the energy delay product (EDP) and increases the storage efficiency by up to 2.5 times over conventional ternary content addressable memories (TCAMs) under typical PC rule sets. Simulation results show that the proposed 16-bit range-matching word (RMW) achieves a 1.53-ns search time, which is a 70.5% delay reduction over that by Kim et al. The EDP index is also reduced to 45% that by Kim et al. A 64 word times 144 bit prototype chip whose word circuit comprises two 16-bit RMWs, a 104-bit TCAM word, and an 8-bit filter implemented using a 3.3-V 0.35-mum complementary metal-oxide-semiconductor (CMOS) process achieves a 2.5-ns range-matching delay time with an energy index of 28.7 fJ/bit/search for the total word circuit.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:56 ,  Issue: 9 )