Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A bit-parallel block-parallel functional memory type parallel processor LSI for fast addition and multiplication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Kobayashi, K. ; Dept. of Electron., Kyoto Univ., Japan ; Onodera, Hidetoshi ; Tamaru, K.

We developed a new LSI chip based on the bit-parallel block-parallel functional memory type parallel processor (BPBP FMPP) architecture. The chip includes 1024 bit (32 word/spl times/32 bit) memory storage cells on a 45 mm/sup 2/ die using a 1.2 /spl mu/m CMOS process, and achieves 5 MHz clock rate at the worst case simulation. The BPBP FMPP LSI has capabilities of addition in O(1) and multiplication in O(m), where m represents the number of bits. Such functionality enhances its applicability into vast fields, where numerical operations are required.

Published in:

VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on

Date of Conference:

8-10 June 1995