By Topic

Power optimization in multipliers using multi-precision combined with voltage scaling techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xiaoxiao Zhang ; Dept., Hong Kong Univ. of Sci. & Technol., Hong Kong, China ; Bermak, A. ; Boussaid, F.

Low-power design is essential for computation-intensive systems such as digital signal processors (DSP) as well as battery-powered devices. This paper presents a novel low-power multiplier architecture, which exploits the effective dynamic range of the input data and performs a run-time multi-precision multiplication. Block-wise shutdown and voltage scaling techniques are combined to disable unused resources and adjust the supply voltage and clock frequency to reduce power consumption. This results in nearly a cubic reduction in dynamic power dissipation. Furthermore, by using modified Booth encoding scheme, partial products generating algorithm, and compression topology, our multiplier achieves both delay and power reduction. The design is synthesized using TSMC 0:18 mum standard cell library and evaluated in Synopsys design environment. Reported results show that our multiplier achieves up to 75% power reduction with less than 10% overhead in terms of silicon area.

Published in:

Quality Electronic Design, 2009. ASQED 2009. 1st Asia Symposium on

Date of Conference:

15-16 July 2009