By Topic

Extracting trade-off boundaries of CMOS two-stage op-amp using particle swarm optimization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Beirami, A. ; Fac. of Electr. Eng., K.N. Toosi Univ. of Technol., Tehran, Iran ; Takhti, M. ; Shamsi, H.

In this paper, a multi-objective particle swarm optimization (PSO) algorithm is implemented to unveil trade-off margins of the CMOS two-stage op-amp. Power, area, slew rate, unity gain frequency (UGF) were used as objectives. Width and length of the gate of MOSFETs are free parameters. Simulation results reveal the design trade-off margins of the two-stage op-amp as expected theoretically.

Published in:

Signals, Circuits and Systems, 2009. ISSCS 2009. International Symposium on

Date of Conference:

9-10 July 2009