By Topic

Single Event Effects on Static and Clocked Cascade Voltage Switch Logic (CVSL) Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hatano, H. ; Dept. of Electr. & Electron. Eng., Shizuoka Inst. of Sci. & Technol., Fukuroi, Japan

In order to design radiation-hardened LSIs for space applications, single event transient upset effects on cascade voltage switch logic (CVSL) circuits have been investigated using SPICE. Static and clocked CVSL test circuits have been successfully fabricated utilizing a double polysilicon double metal N-well CMOS technology. Both CVSL circuits have been confirmed to function correctly by the fabricated chip measurements. SET simulation results have confirmed that the CVSL circuits have increased tolerance to SET. SET tolerance for the CVSL circuits is compared to that for the conventional CMOS circuits, showing that the CVSL is a candidate for a SET tolerant spaceborne logic circuit. Furthermore, the static CVSL and clocked CVSL are compared.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:56 ,  Issue: 4 )