By Topic

Experimental Verification of Scan-Architecture-Based Evaluation Technique of SET and SEU Soft-Error Rates at Each Flip-Flop in Logic VLSI Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Y. Yanagawa ; Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan ; D. Kobayashi ; K. Hirose ; T. Makino
more authors

Irradiation test results demonstrate the validity of a scan FF technology for separately evaluating SET and SEU soft error rates (SERs) in logic VLSI systems. The SET and SEU soft errors mean the upset caused by latching an SET pulse that originates in combinational logic cell blocks and the upset caused by a direct ion hit to the FF, respectively. A test chip is fabricated using a 0.2-mum fully-depleted silicon-on-insulator standard cell library and irradiated under an LET of 40 MeV-cm2/mg. The SET and SEU soft error rates are successfully measured by the scan FFs on the test chip. A theoretical SET SER estimation from measured SET-pulse widths is also experimentally validated.

Published in:

IEEE Transactions on Nuclear Science  (Volume:56 ,  Issue: 4 )