By Topic

Notice of Violation of IEEE Publication Principles
FPGA based efficient implementation of PID control algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Siddiqui, M.S.M. ; Dept. of Electr. Eng., IIT Delhi, Delhi, India ; Sajid, A.H. ; Chougule, D.G.

Notice of Violation of IEEE Publication Principles

"FPGA Based Efficient Implementation of PID Control Algorithm"
by M. Sultan, M. Siddiqui, A.H. Sajid, D.G. Chougule
in the Proceedings of the International Conference on Control, Automation, Communication and Energy Conservation, June 2009

After careful and considered review of the content and authorship of this paper by a duly constituted expert committee, this paper has been found to be in violation of IEEE's Publication Principles.

This paper contains significant portions of original text from the paper cited below. The original text was copied without attribution (including appropriate references to the original author(s) and/or paper title) and without permission. The misconduct was committed specifically by A. H. Sajid (Second author), and his actions were done without the knowledge or approval of M. Sultan M. Siddiqui (First author) and D. G. Chougule (third author).

Due to the nature of this violation, reasonable effort should be made to remove all past references to this paper, and future references should be made to the following article:

"Design and Implementation of Modular FPGA-based PID Controllers",
by Y.F. Chan, M. Moallem, and W.Wang,
in the IEEE Transactions on Industrial Electronics, vol.54, no.4, Aug. 2007, pp. 1898–1906

In this paper, an efficient design scheme for implementation of PID control algorithm in FPGA is presented. The algorithm is implemented using a distributed arithmetic (DA) based scheme where a look-up-table (LUT) mechanism inside the FPGA is utilized. It can be shown that DA based PID controller saves 80% hardware utilization and 40% savings in power consumption compared to the multiplier-based scheme. It also offers good closed loop performance while using less resources, resulting in cost reduction, high speed and low power consumption which are desirable in embedded control applications. Finally as a case study w e discuss the DA based scheme to design a temperature control system. The design uses a modular approach, so that some modules can be reused in other applications. The complete digital control system is built using commercial FPGA's to demonstrate its efficiency. The same approach can be extended to design other embedded controllers using FPGA.

Published in:

Control, Automation, Communication and Energy Conservation, 2009. INCACEC 2009. 2009 International Conference on

Date of Conference:

4-6 June 2009