Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Design of low power, high performance area efficient shannon based adder cell for neural network training

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Saravanan, S. ; K.S. Rangasamy Coll. of Technol., Tiruchengode, India ; Madheswaran, M.

The design of a full-adder cell using multiplexing control input technique (MCIT) for the sum operation and the Shannon-based technique for carry operation were performed. The proposed adder cell can be applied to implement low power and high performance neural network training circuits. The hardware implementation of neural network will mainly consist of a multiplier circuit for the product term along with an adder circuit for the summation. The adder circuits are designed using TANNER EDA tools and the output parameters such as propagation delay, total chip area, and power dissipation are calculated from the simulated results and compared with MCIT based adder cell.

Published in:

Control, Automation, Communication and Energy Conservation, 2009. INCACEC 2009. 2009 International Conference on

Date of Conference:

4-6 June 2009