Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

An automatized methodology design for real-time signal processing applications in multiple multi-core platforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Spallaccini, P. ; R&D Dept., Ericsson Telecomun. S.p.A., Milan, Italy ; Iovine, F. ; Italiano, G.F.

Implementing and engineering signal processing applications so that they effectively exploit the characteristics of novel multi-core and even multiple multi-core platforms represents a big challenge. In particular, in many signal processing applications several algorithms are invoked in cascade and concur in generating quite a complex code from the algorithmic and computational viewpoint, like for instance CODECs, which in addition must also cope with real-time constraints. In a major effort to improve the performance of this class of applications on multi-core processors, we present a novel design methodology based on a thread-level parallelization and several algorithmic optimizations, which deploy of state-of-the-art algorithm engineering techniques to obtain an ldquooptimum job placementrdquo on novel multiple multi-core platforms in a structured and automatized way. We introduce also some degree of parametrization, which depends on the architectural characteristics of the chosen platform. This allows the design methodology to be more flexible and adaptable to evolving hardware features such as the increasing number and the characteristics of cores, memory and/or peripherals availability. Our approach is based on the automatization of the design flow by identifying in a first step ldquoparallel jobsrdquo, or ldquosmall threadsrdquo which, in a subsequent step, can be properly scheduled on the hardware resources available (cores), by taking into account also customized optimality criteria.

Published in:

Multimedia and Expo, 2009. ICME 2009. IEEE International Conference on

Date of Conference:

June 28 2009-July 3 2009