By Topic

A 10bit 1.1V 130MS/s 0.125mm2 pipeline ADC for flat-panel display applications in 65nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Martin Trojer ; Micronas Villach Halbleiterentwicklungs-GmbH, Austria ; Jose-Manuel Garcia-Gonzalez ; Wolfgang Pribyl

This paper presents the design and implementation of a low-voltage low-power high speed pipeline analog-to-digital converter (ADC) for flat-panel display application fabricated in a standard digital 65 nm CMOS technology. The ADC does not use a dedicated sample-and-hold (S&H) stage and is built by means of the cascade of 8 pipeline stages and a 2-bit flash ADC. Operational amplifier sharing technique is applied in order to reduce power consumption. Nested cascoded miller compensation technique is used to optimize speed and power of the first and second stage. Performance of 56.5 dB SNDR at 5 MHz and 50 dB at 85 MHz input frequency is obtained at 130MS/s for full-scale. The occupied silicon area is 0.125 mm2, and the power consumption of 33 mW from a 1.1 V supply.

Published in:

2009 Ph.D. Research in Microelectronics and Electronics

Date of Conference:

12-17 July 2009