Optimization of lossless audio decoders on a class of embedded systems with two cores

Increasing demand for High quality Audio/Video content put a great pressure on A/V codec complexity. On the other side, low-end devices demands low cost platforms. In this paper we present methodology for optimization of lossless audio decoders on a dual core DSP-s. In addition to the common techniques such as: instruction parallelization and buffer reusability, we describe Generalized Splitting Algorithm Technique, exploiting features of embedded system. The methodology of proposed algorithm is illustrated on CS4953xx dual core processor, tested in simulator and verified in real time systems (AVRs, Blu-Ray Players). Estimated 180 MIPS for audio decoder was split on 140 MIPS on a first core and 55 MIPS on a second core, providing MIPS vise optimal solution for entire system.