By Topic

Novel modulo 2n+1 subtractors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
E. Vassalos ; Electronics Laboratory, Physics Department, University of Patras, Greece ; D. Bakalis ; H. T. Vergos

Novel architectures for designing modulo 2n+1 subtractors are introduced, for both the normal and the diminished-one number representation of the operands. Zero-handling is also considered in the diminished-one operand representation case. The modulo 2n+1 subtractors for operands in the normal representation that are proposed are shown to be more efficient in area, delay and power dissipation than the currently most efficient ones. The proposed diminished-one modulo 2n+1 subtractors offer similar characteristics to those of the corresponding diminished-one adders.

Published in:

2009 16th International Conference on Digital Signal Processing

Date of Conference:

5-7 July 2009