By Topic

Advanced H.264/AVC encoder optimizations on a TMS320DM642 digital signal processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Schneider, D. ; Dept. of Electr. Eng., Berlin Univ. of Technol., Berlin, Germany ; Jeub, M. ; Jun Zhou ; Song Li

This paper discusses the optimization of the H.264/AVC video encoder in the context of a modified software implementation on a Texas Instruments TMS320DM642 digital signal processor. Several algorithmic optimizations are proposed to improve time critical parts of the codec like the quantization step and the pixel interpolation. The algorithms proposed in this paper invoke the enhanced direct memory access (EDMA) controller, intrinsics and look-up tables to accelerate the encoding and do not affect the image peak signal-to-noise ratio (PSNR) or compression performance. The computational acceleration gain of these algorithms are the foundation of our real time 30 CIF frames/second baseline implementation.

Published in:

Digital Signal Processing, 2009 16th International Conference on

Date of Conference:

5-7 July 2009