By Topic

Near fine grain parallel processing of circuit simulation using direct method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Y. Maekawa ; Dept. of Electr. Eng., Waseda Univ., Tokyo, Japan ; K. Nakano ; M. Takai ; H. Kasahara

This paper proposes a parallel processing scheme of electronic circuit simulation using the direct method and evaluates the performance of the scheme on a multiprocessor system named OSCAR (Optimally SCheduled Advanced MultiprocessoR) with centralized shared memory, distributed shared memory and local memory. A special purpose compiler is used to realize efficient near fine grain parallel processing of circuit simulation on an actual multiprocessor system. The compiler automatically generates a circuit simulation program from SPICE format input data. The compiler decomposes the program into tasks, analyzes data dependencies among the tasks, schedules the tasks and generates optimized parallel machine code. In the parallel machine code generation process, a different machine code for each processor, which consists of task codes, data transfer codes and synchronization codes, is generated by using static scheduling results

Published in:

Communications, Computers, and Signal Processing, 1995. Proceedings., IEEE Pacific Rim Conference on

Date of Conference:

17-19 May 1995