By Topic

Hierarchical macro-dataflow computation scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. Okamoto ; Dept. of Electr. Eng., Waseda Univ., Tokyo, Japan ; K. Yamashita ; H. Kasahara ; S. Narita

This paper proposes a hierarchical macro-dataflow computation scheme in a Fortran program. In addition to the usually used parallelism among loop iterations, the hierarchical macro-dataflow computation scheme allows us to hierarchically exploit the near fine grain parallelism among statements inside basic block, and the coarse grain parallelism among basic blocks, loops, or subroutines inside a main routine, subroutines, and loops. This paper describes the hierarchical definition of macrotasks, the parallelism extraction scheme among macrotasks defined inside a higher level layer macrotask and a scheduling scheme that assigns hierarchical macrotasks on hierarchical processor clusters. A result is also described of the performance of hierarchical macro-dataflow computation evaluated on a distributed shared memory and centralized memory multiprocessor system OSCAR

Published in:

Communications, Computers, and Signal Processing, 1995. Proceedings., IEEE Pacific Rim Conference on

Date of Conference:

17-19 May 1995