By Topic

Formal description of data conversion algorithms for automatic synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Horta, N.C. ; Dept. de Engenharia Electrotecnica e de Comput., Inst. Superior Tecnico, Lisbon, Portugal ; Franca, J.E.

This paper discusses the formal description of data conversion algorithms using a functional description language for automatic synthesis. The translation into an SFG representation is performed in order to identify the analog and digital partitions and then recognize possible circuit structures to implement the algorithm. The achieved representation allows an extension of the automatic synthesis of data conversion systems to a higher abstraction level and can lead to a generalized synthesis environment for data conversion systems

Published in:

Circuits and Systems, 1994., Proceedings of the 37th Midwest Symposium on  (Volume:1 )

Date of Conference:

3-5 Aug 1994