Cart (Loading....) | Create Account
Close category search window
 

Test generation and logic/fault simulation of programmable logic arrays: optimized partitioning techniques for parallel processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cruz, A. ; Univ. de Puerto Rico, Rio Piedras, Puerto Rico ; Sarma, D.

Much research has been done to increase the efficiency for PLA test generation algorithms. However, the overall gains achieved with the increased efficiency do not keep pace with the increase in PLA size, e.g. computation times are still excessive. For large PLAs the time needed to generate test vectors and to verify correctness of actual implementation on uniprocessor systems is quite prohibitive. However, the recent availability of multiprocessors makes possible great improvements in potential performance for test generation as well as logic/fault simulation. Research using multiprocessors for PLA testing and simulation is still in the very early stages of development

Published in:

Circuits and Systems, 1994., Proceedings of the 37th Midwest Symposium on  (Volume:1 )

Date of Conference:

3-5 Aug 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.