By Topic

Searching for the dream embedded memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

In this paper, it was concluded that embedding memories into an SOC increases bandwidth, speed, and reliability of the overall system, while reducing power consumption and form factor. Embedded DRAM is an attractive choice for embedded memory because it consumes only 30% of standby power and 10% of active power, while it occupies only 30% of the area, compared to SRAM at the 90-nm CMOS node. At the same level of technology, embedded DRAM can achieve a soft-error rate of less than 1 FIT per Mb, which is ten to 1,000 times smaller than that of a comparable SRAM. However, a careful assessment of the benefits must be weighed against the increased process cost of four to six extra masks and masking operations. Emerging memories such as MRAM and PCRAM are nonvolatile with almost unlimited endurance and offer five orders of magnitude faster write speed than flash memory does, yet with read speed close to that of embedded DRAM. In addition, they are potentially simpler to fabricate. The MRAM cell is based on a multilayer magnetic tunnel junction with a parallel or antiparallel state to provide a 0 or1 logic state. The PCRAM cell is based on a reversible phase change between crystalline and amorphous states to provide a 0 or 1 state. These mechanisms have been proven in magnetic heads in hard disk drives and in readable/writable DVDs in discrete form. They are suitable for use as level-two or level-three cache or main memory or as storage devices for code or data. These emerging memories are about ready to be integrated into mainstream CMOS semiconductor processes.

Published in:

IEEE Solid-State Circuits Magazine  (Volume:1 ,  Issue: 3 )