By Topic

Transistor variability after CHC and NBTI stress in 90 nm pMOSFET technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Tu, C.H. ; Inst. of Mechatron. Eng., Nat. Taipei Univ. of Technol., Taipei, Taiwan ; Chen, S.Y. ; Chuang, A.E. ; Huang, H.S.
more authors

An investigation is conducted of mismatching properties after channel hot carrier (CHC) and negative bias temperature instability (NBTI) stress is observed using pMOSFETs of various device sizes from 90 nm CMOS technology. The purpose of this study is to analyse the mismatching of transistor pairs after the foregoing reliability tests. Degradations of the pMOSFETs are extracted by measuring variations of Vtlin and Idsat before and after stress. The experiments show that CHC mode is more serious than that of NBTI mode. The probable mechanism of the transistor mismatches is due to the random generation traps in the gate dielectric (SiON) and at the interface between SiON/Si-bulk. Furthermore, the results suggest that CHC involves the integration of HC and NBTI effects induced transistor mismatches, particularly for small size devices.

Published in:

Electronics Letters  (Volume:45 ,  Issue: 16 )