By Topic

Low-jitter design method based on Wn-domain jitter analysis for 10 Gbit/s clock and data recovery ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kishine, K. ; Univ. of Shiga Prefecture, Hikone, Japan ; Inaba, H. ; Nakamura, M. ; Nakamura, M.
more authors

A low-jitter design method based on omegan-domain jitter analysis for the clock and data recovery (CDR) ICs using the linear phase-locked loop (PLL) is proposed. Using this method, the loop parameters of the PLL can be optimised, which makes it possible to design the CDR IC for various targets.

Published in:

Electronics Letters  (Volume:45 ,  Issue: 16 )