By Topic

A reusable coverage-driven verification environment for Network-on-Chip communication in embedded system platforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Vitullo, F. ; Dept. of Inf. Eng., Univ. of Pisa, Pisa, Italy ; Saponara, S. ; Petri, E. ; Casula, M.
more authors

Functional verification plays an important role in the design flow of an intellectual property (IP) core and, in general, of an embedded system. The industrial trend of the last two decades has been to produce more and more complex embedded systems by integrating several IP cores on a single chip die; while this is easily possible thanks to the availability of ready-to-use off-the-shelf components, the functional verification of the whole system becomes a major concern. Hand-written HDL test-benches or formal approaches to verification are no more feasible methods to assess good quality verification in a reasonable amount of time. To meet the new requirements of complex systems design, EDA companies are developing verification tools that bring rapid development, reusability concepts and automation techniques also in the world of functional verification. This work faces the issue of providing an automated verification environment for a network-on-chip component that is part of a complex communication infrastructure within a multi-core embedded system. In this context, reusability is a key feature of the environment, because it allows the user to easily move from component verification to network verification. The verification tool used in this work is Spec-man elite by Cadence and the IP it is applied to is a spidergon-STNoC (by STMicroelectronics) component. Verification environment design guidelines are provided together with a final coverage report summary.

Published in:

Intelligent solutions in Embedded Systems, 2009 Seventh Workshop on

Date of Conference:

25-26 June 2009