By Topic

ARSDES: an automated Reed-Solomon decoder and encoder synthesis system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
K. Sato ; Hashimoto Signal Process. Lab., Sony Corp., Japan ; M. Hattori ; N. Ohya ; M. Sasano
more authors

This paper describes the architecture and implementation of the automated synthesis system for Reed-Solomon (RS) decoder and encoder. Given the specifications of a desired RS codec circuit, ARSDES automatically synthesizes, then outputs a circuit in verilog-HDL. The system is constructed using an object-oriented technique so it is easy to maintain and extend the system. A new method is used to construct the automated synthesis system by generating templates of the source code of the system from a description of existing hardware

Published in:

Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995

Date of Conference:

1-4 May 1995