By Topic

CMOS VCOs for PLL frequency synthesis in GHz digital mobile radio communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Thamsirianunt, M. ; PMC-Sierra Inc., Burnaby, BC, Canada ; Kwasniewski, T.A.

We report on a CMOS inductorless VCO design with an emphasis on low-noise, low-power, gigahertz-range circuits suitable for portable wireless equipment. The paper considers three structures-one simple ring oscillator and two differential circuits. The design methodology followed optimization for high-speed and low-power consumption. The measurement results of three VCOs implemented in 1.2 μm CMOS technology verify the simulation predictions. The simplest VCO architecture exhibits 926 MHz operation with -83 dBc/Hz phase noise (100 kHz carrier offset) and 5 mW (5 volts) power consumption

Published in:

Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995

Date of Conference:

1-4 May 1995