Analysis of minimization algorithms for multiple-valued programmable logic arrays | IEEE Conference Publication | IEEE Xplore