By Topic

Mapping asynchronous parallel simulation on a network of workstations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Seng Chuan Tay ; Dept. of Inf. Syst. & Comput. Sci., Nat. Univ. of Singapore, Singapore ; Yong Meng Teo

This paper examines the performance of mapping schemes used in parallel simulation on a network of workstations. A conservative parallel simulation of multistage interconnection networks is used as an example in our analytical model. Performance metrics such as elapsed time, speedup and simulation bandwidth associated with different schemes for partitioning/mapping parallel simulation onto physical processors are evaluated. Our studies show that a perfectly balanced workload distribution may not necessary translate into better performance. We also show in both analytical and implementation results that inter-processors communication overheads incurred in a balanced mapping may occasionally cause dominant aggravation to the program elapsed time

Published in:

Parallel and Distributed Systems, 1996. Proceedings., 1996 International Conference on

Date of Conference:

3-6 Jun 1996