By Topic

A \Delta \Sigma Fractional-N Synthesizer With Customized Noise Shaping for WCDMA/HSDPA Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Xueyi Yu ; Dept. of Electron. Eng., Tsinghua Univ., Beijing, China ; Yuanfeng Sun ; Woogeun Rhee ; Hyung Ki Ahn
more authors

This paper describes a quantization noise reduction method in DeltaSigma fractional-N synthesizer design based on a semidigital approach. By employing a phase shifting technique, a low power hybrid finite impulse response (FIR) filtering is realized which is suitable for RF applications. Combined with the hybrid FIR filtering, single-loop topology makes 4th-order and 5th-order DeltaSigma modulators possible for the type-2 4th-order PLL. A prototype fractional-N synthesizer is implemented in 180 nm CMOS for WCDMA/HSDPA applications. Experimental results show that the proposed method can effectively suppress out-of-band phase noise to meet the phase noise mask requirements in various RF applications.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:44 ,  Issue: 8 )