Cart (Loading....) | Create Account
Close category search window
 

An FPGA Based Architecture of a Novel Reconfigurable Radio Processor for Software Defined Radio

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Saha, A. ; Sch. of Inf. Technol., West Bengal Univ. of Technol., Kolkata, India ; Sinha, A.

Major functions of ldquoSoftware Defined Radios( SDRs )rdquo are signal processing functions (SPF) and the basic building blocks for most of these functions are multipliers, adders, delays, square roots, trigonometric functions etc.. The SPFs are computationally intensive and they exhibit spatial or temporal parallelism or both. While the high performance DSP processors are unable to meet the speed requirements of these SDRs, System on chips (SOCs) are also not suitable because of their limited flexibility. Recently, state-of-the-art FPGAs have emerged as high performance programmable hardware to execute highly parallel, computationally intensive signal processing functions because of the availability of in-built multiply and accumulate (MAC) units within these chips. Hence, FPGAs are becoming possible hardware platforms for implementing SDRs. Apart from that these FPGAs also include partial reconfiguration features that make them suitable for implementing SDRs efficiently as the configuration latency in run time trends to go down. This paper investigates the potential use of FPGAs for implementing efficient ldquoRadio Processorrdquo. The proposed Processor is based on a parallel re-configurable which was implemented on FPGA and exploits the spatial and temporal parallelism of the signal processing functions using a new concept ldquoReconfigurable Single Function Multiple Data (RSFMD)rdquo architecture. The architecture was validated on Xilinx Virtex IV FPGA.

Published in:

Education Technology and Computer, 2009. ICETC '09. International Conference on

Date of Conference:

17-20 April 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.