By Topic

Implementation of Reconfigurable Adaptive Filtering Algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Srinivasa Chaitanya K. ; Dept. of Electron. & Commun. Eng., Nat. Inst. of Technol., Warangal, India ; Muralidhar P. ; C. B. Rama Rao

Filtering data in real-time requires dedicated hardware to meet demanding time requirements. If the statistics of the signal are not known, then adaptive filtering algorithms can be implemented to estimate the signals statistics iteratively. Modern field programmable gate arrays (FPGAs) include the resources needed to design efficient filtering structures. This paper aims to combine efficient filter structures with optimized code to create a system-on-programmable-chip (SoPC) solution for various adaptive filtering problems. The algorithms in this paper are implemented using the Cyclone II FPGA device chipped on Altera DE2 board. The inbuilt NIOS II soft core processor of the FPGA device acts as the processor for processing applications. In this paper least mean square (LMS) adaptive filtering algorithm and its variations have been implemented in software and as well as hardware/software co-design for the NIOS II processor. A comparison is then made between the software implementation and hardware/software co-design implementation. Results obtained show an improvement in the number of clock cycles required when implementing on hardware/software co-design over a pure software implementation. However, using a pure hardware implementation results in a much higher performance with somewhat lower flexibility.

Published in:

2009 International Conference on Signal Processing Systems

Date of Conference:

15-17 May 2009