By Topic

SDG vs ADG with tied and independent gate options in the subthreshold logic for ultra low power applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vaddi, R. ; E&CE Dept., IIT Roorkee, Roorkee, India ; Dasgupta, S. ; Agarwal, R.P.

Subthreshold region of operation has gained wide research interest for applications requiring Ultra low power consumption and medium frequency of operation. Double gate MOSFETs are proved to be better candidates for subthreshold operation due to their near ideal subthreshold slope and negligible gate capacitance. However it is not yet clear whether symmetric (SDG) or Asymmetric (ADG) DG with options of Tied (3T) and Independent gates (4T) are optimal for subthreshold circuit design. In this paper, we compare the performance characteristics of SDG and ADG circuits with tied (3T) and Independent gate (4T) options for the subthreshold logic by applying them to some basic logic gates such as NAND, NOR gates for the 32 nm technology node. We also present the performance comparisons of SDG and ADG circuits for subthreshold logic in the presence of supply voltage and temperature variations. We found that 3T ADG circuits offer approximately 13-14% better power consumption, 4-5% better speed and 16-18.3% better PDP than 3TSDG based circuits.

Published in:

Electron Devices and Semiconductor Technology, 2009. IEDST '09. 2nd International Workshop on

Date of Conference:

1-2 June 2009