By Topic

The design of a 50 Mflop arithmetic chip for massively parallel pipelined DSP algorithms: the floating point pipeline CORDIC processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The paper describes a high performance VLSI CORDIC arithmetic chip. It performs 15 106 rotations/sec (50 Mflops) and can be applied as a processing element in parallel/pipelined processor structures (systolic and wavefront arrays) for real time/high speed signal processing algorithms and matrix computation applications. The authors present a novel optimized (floating point) CORDIC algorithm, and architecture, its performance and layout. Algorithm, architecture, performance and layout are parametrized which allows automatic generation of the chip layout for any required chip performance, accuracy and dynamic range of arithmetic operations

Published in:

Circuit Theory and Design, 1989., European Conference on

Date of Conference:

5-8 Sep 1989