Cart (Loading....) | Create Account
Close category search window
 

A Discrete-Time Digital-IF Interference-Robust Ultrawideband Pulse Radio Transceiver Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

This paper discusses the challenges in ultrawideband pulse radio transceiver design and proposes an architecture operating between 3.1 and 10.6 GHz to address them. The 7.5-GHz band is subdivided into multiple channels of 500 MHz each to relax the requirements for pulse generation, transceiver synchronization, and group-delay flatness. The pulse bases for these channels are stored in digital memories and are used for pulse generation on the transmit side and correlation on the receive side. The transceiver can operate in combination with a fast interferer detector that quickly sweeps through the channels to determine which channels are occupied by large interferers and are thus unsuitable for communication. The all-digital pulse bases allow the transceiver to quickly switch between different channels to avoid interferers without needing multiple or, alternatively, broadband fast-settling phase-locked loops. The frequency plan allows the most critical 802.11 interferers to be pushed to higher frequencies during the first block downconversion where they are attenuated by the low-pass filters of the receiver. The wideband intermediate-frequency correlation architecture significantly relaxes the speed requirement of the digital circuit and the local memories. Several signal-processing techniques to eliminate sampling images in the transmitter as well as spurious image responses in the receiver are also presented. The proposed architecture is digitally intensive and, hence, can take advantage of technology scaling.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:57 ,  Issue: 2 )

Date of Publication:

Feb. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.