By Topic

An expert system for mask pattern generator of CMOS logic cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

In the design of standard/macro cell VLSIs, logic cells of frequent use are generated in advance according to specified design rules and then registered in a library. If such design rules undergo changes due to renewal of fabrication process, then all registered cells have to be regenerated at the sacrifice of enormous labor and time. Thus an automatic scheme of generating such mask patterns is of practical importance. With this motivation, this paper describes a mask pattern generator for CMOS logic cells which is constructed in a knowledge-based expert system, and shows some implementation results

Published in:

Circuit Theory and Design, 1989., European Conference on

Date of Conference:

5-8 Sep 1989