By Topic

Digital fault simulation and test development using JESIM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Root, J.W. ; Paging Products Group, Motorola Inc., Boynton Beach, FL, USA

Too often the efforts of digital IC design verification and test are left until after the design has been completed. Sometimes these efforts are not dedicated until after the silicon has been fabricated. The cost, performance, functionality, speed and reliability of the chip are greatly impacted by the lack of proper requirement and preparation for test. This paper discusses the usefulness of the Digital Event and Test simulator “JESIM” for design verification, fault simulation, test vector generation and design for testability

Published in:

Southcon/95. Conference Record

Date of Conference:

7-9 Mar 1995