By Topic

Reliability assessment of low |Vt| metal high-κ gate stacks for high performance applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
C. D. Young ; SEMATECH, 2706 Montopolis Drive, Austin, TX 78741, USA ; G. Bersuker ; P. Khanal ; C. Y. Kang
more authors

SILC analysis is a powerful tool for the assessment of breakdown characteristics of high-kappa devices. By applying the SILC analysis during high field stress, we determined that the degradation mechanism for LaOx capped devices was drastically different as compared to the conventional Hf-based gate stacks. The La atoms diffused into the interfacial layer disrupting the SiO2 structure which may affect the reliability of the La-doped stacks. On the other hand, similar analysis applied to the stacks with the Ru-Al bi-layer gate electrode demonstrated that the Al-contained stacks were similar to that of the baseline samples indicating that Al atoms, which preferentially substitute for Si in SiO2, did not generate defects contributing to SILC.

Published in:

VLSI Technology, Systems, and Applications, 2009. VLSI-TSA '09. International Symposium on

Date of Conference:

27-29 April 2009