By Topic

Exploring HW/SW codesign of AES algorithm using custom instructions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kuan Jen Lin ; Dept. of Electron. Eng., Fu Jen Catholic Univ., Taipei, Taiwan ; Chin-Mu Hsiao ; Ching Hung Jhan

The AES encryption/decryption algorithm is widely used in modern consumer electronic products for security. To shorten the encryption/decryption time of plenty of data, it is necessary to adopt the algorithm of hardware implementation; however, it is possible to meet the requirement for low cost by completely using software only. How to reach a balance between the cost and efficiency of software and hardware implementation is a question worth of being discussed. In this paper, we implemented the AES encryption algorithm with hardware in combination with part of software using the custom instruction mechanism provided by the ALTERA Nios II platform. With a parameterized synthesizable design, we explored various combinations of hardware and software to realize the AES algorithm and discussed possible best solutions of different needs.

Published in:

Consumer Electronics, 2009. ISCE '09. IEEE 13th International Symposium on

Date of Conference:

25-28 May 2009