By Topic

An efficient HW/SW integrated verification methodology for 3D Graphics SoC development

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tsung-Yu Ho ; Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan, R.O.C. ; Liang-Bi Chen ; Ing-Jer Huang

This paper proposes an efficient HW/SW integrated verification methodology for 3D Graphics (3DG) acceleration on SoC development. The proposed methodology is built for verifying 3DG SoC with FPGA emulation and contains a GUI analyzing tool for displaying emulation results and assisting HW/SW debugging automatically. With the verification methodology, designers can detect unobvious bugs from HW and SW modules individually and shorten the verification time during SoC integration. In this paper, we will introduce the implemented environment of 3DG SoC and elucidate significance and necessary of proposed method. For the convenience of verification, the analyzing tool that we have developed contains the functions of displaying frame results, comparing different benchmarks, recording FPGA emulation, detecting pixel color, and analyzing bug statistics. As a result, this verification methodology with analyzing tool will help designers to easily verify the complicated 3DG SoC.

Published in:

2009 IEEE 13th International Symposium on Consumer Electronics

Date of Conference:

25-28 May 2009