By Topic

Submicrometer {\rm Nb}/{\rm Al}{-}{\rm AlO}_{\rm x}/{\rm Nb} Integrated Circuit Fabrication Process for Quantum Computing Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Bumble, B. ; Jet Propulsion Lab., Pasadena, CA, USA ; Fung, A. ; Kaul, A.B. ; Kleinsasser, Alan W.
more authors

We have developed a low Jc (100-1000 A/cm2) submicrometer Nb integrated circuit fabrication process for SQUID-based quantum computing applications. The baseline process consists of 7 masking steps including Pd-Au resistor, Nb/Al-AlOx/Nb trilayer, two Nb wiring layers and two sputtered SiO2 dielectric layers. We have also fabricated wafers with an Nb ground plane. Using deep-UV lithography, inductively coupled plasma etch tools, and self-aligned lift-off for device definition, we routinely achieve micrometer lines and spaces with 400 nm minimum junction dimensions. Room temperature testing is used to select wafers in process and junction annealing has been calibrated for trimming current density. We will describe the process which has been used to produce circuits with over 100 junctions.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:19 ,  Issue: 3 )