By Topic

Deformation of Si(100) wafers during rapid thermal annealing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Jongste, J. F. ; Delft Institute for Microelectronics and Submicron Technology, Submicron Technology Section, (DIMES/S), Delft University of Technology, P. O. Box 5046, 2600 GA Delft, The Netherlands ; Oosterlaken, T. G. M. ; Bart, G. C. J. ; Janssen, G. C. A. M.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.356175 

In this paper in situ wafer curvature measurements are presented that were performed during rapid thermal annealing of silicon wafers. The wafer curvature due to thermal stress originating from a nonuniform temperature distribution was measured as a function of time for a fixed setting of the illumination source power. The presence of thermal stress was clearly demonstrated. It was found that wafers deform during the complete annealing cycle and moreover that, the deformation is largest during the heating and cooling transients. The influence of various wafer supports on the deformation was investigated. The use of a susceptor and a guard ring reduce the wafer deformation compared to a free‐standing wafer by a factor of 6 and 10, respectively.

Published in:

Journal of Applied Physics  (Volume:75 ,  Issue: 6 )