Cart (Loading....) | Create Account
Close category search window
 

Rapid thermal annealing characteristics of bulk AlInAs/InP and AlInAs/GaInAs/InP high electron mobility transistor structures with planar silicon doping

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Kiziloglu, Kursad ; Department of Electrical and Computer Engineering, University of California, Santa Barbara, California 93106 ; Hashemi, Majid M. ; Yin, Lie‐Wei ; Li, Yuan Jing
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.352277 

The effects of high temperature rapid thermal annealing processes on carrier concentration and mobility of bulk AlInAs and AlInAs/GaInAs high electron mobility transistor structures with planar Si doping are studied. At annealing temperatures of 700 °C and 800 °C, slight reduction in mobilities and carrier concentration are observed in samples annealed with a Si3N4 cap or GaAs pieces in close proximity. The reduction in mobility is thought to be due to enhanced diffusion of the donor Si atoms towards the two‐dimensional electron gas channel. Preferential vacancy enhanced diffusion of Si atoms towards the surface is projected to be responsible for the loss in carrier concentration. At these annealing temperatures, the reduction in mobility in the samples annealed with SiO2 capping is more pronounced, and is as high as 80% at the measurement temperature of 15 K. This behavior is attributed to the outdiffusion of Ga and In atoms into the oxide thereby creating vacancies and resulting in interface mixing. Reduction in mobility and carrier concentration are much more substantial in the 900 °C anneals done with Si3N4 cap and GaAs pieces in close proximity. This indicates the destruction of the heterostructure integrity of the AlInAs/GaInAs interface. For the particular anneal with a SiO2 cap at this temperature, the carrier concentration increases above its reference value due to effective doping of the ternary material by the back‐diffusing Si atoms from the SiO2 cap.

Published in:

Journal of Applied Physics  (Volume:72 ,  Issue: 8 )

Date of Publication:

Oct 1992

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.