Close category search window
 

Back gate bias dependent quasi-saturation in a high-voltage SOI MOSFET: 2D analysis and closed-form analytical model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Liu, C.M. ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Kuo, J.B.

This paper reports a simulation study on the back gate bias dependent quasi-saturation behavior in a high-voltage SOI MOSFET. A closed-form physical back-gate bias dependent quasi-saturation model for the high-voltage SOI MOS device has been derived. Based on the analysis, with a negative back gate bias, in contrast to the zero back gate bias case, the drain current at quasi-saturation is insensitive to the drain voltage since the depth of the conduction channel in the n-region is determined mainly by the back gate bias

Published in:
SOI Conference, 1994 Proceedings., 1994 IEEE International

Date of Conference: 3-6 Oct 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.