By Topic

On-chip measurement of interconnect capacitances in a CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Khalkhal ; LIRMM, Univ. des Sci. et Tech. du Languedoc, Montpellier, France ; P. Nouet

A new Test Structure for measurement of small constant capacitances is presented. As compared to previously published methods, improvements are obtained in the field of accuracy and resolution. No reference elements are used and the calculated capacitance is free of parasitic capacitance influence. Moreover, the Test Structure occupies a small area. It is particularly suitable for spatial scattering studies and for modelling of small dimension interconnect capacitances

Published in:

Microelectronic Test Structures, 1995. ICMTS 1995. Proceedings of the 1995 International Conference on

Date of Conference:

22-25 Mar 1995