Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

An efficient architecture for 2-D lifting-based discrete wavelet transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Pingping Yu ; Sch. of Electron. & Inf. Eng., Tianjin Univ., Tianjin ; Suying Yao ; Jiangtao Xu

This paper proposes an efficient VLSI architecture for implementation of 2-D lifting-based discrete wavelet transform (DWT). The whole architecture was optimized in efficient pipeline and parallel design way to speed up and achieve higher hardware utilization. Adopted time division multiplex (TDM) design to realize the prediction step and update step using the same architecture, which reduced the size of the circuit. Exploited embedded mirror symmetric boundary extension technique to optimize the architecture for 1-D DWT. The architecture was coded in Verilog HDL, implemented in a FPGA, and verified by a real-time platform which comprises a CMOS image sensor, a FPGA and a PC.

Published in:

Industrial Electronics and Applications, 2009. ICIEA 2009. 4th IEEE Conference on

Date of Conference:

25-27 May 2009