By Topic

Towards a load balancer architecture for multi-core mobile communication systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tudor, D. ; Politeh. Univ. of Timisoara, Timisoara, Romania ; Macariu, G. ; Jebelean, C. ; Cretu, V.

Due to the exponential growth of the mobile communication systems in the past decade, more efforts have been invested in performance increase solutions which should satisfy the increasing demand for resource hungry applications. Since the computational power provided by single processing units seems to grow slower compared to the application needs, it is generally accepted that a suitable solution can be implemented using multi-core architectures which aim to provide a better balance between performance, power consumption, flexibility and scalability. In this paper we discuss the problem of scheduling and load balancing alternatives for virtualized run-time environments. Based on the virtualization concept, we summarize the most common approaches in scheduling techniques for embedded mobile communication systems. Considering the shortcomings of single core architectures for embedded mobile communication systems, a future architecture is presented, which has been proposed by the eMuCo project in the context of an European research project. Last but not least, we focus on a critical component in the future embedded system that aims to distribute and balance the load in order to ensure an optimal distribution of threads on the available cores and to eventually reduce power consumption. A variant of the architecture of the load balancer and its integration into the complete system is described.

Published in:

Applied Computational Intelligence and Informatics, 2009. SACI '09. 5th International Symposium on

Date of Conference:

28-29 May 2009