Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A 40 Mbit/s soft output Viterbi decoding ASIC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Joeressen, Olaf J. ; Integrated Syst. for Signal Process., Tech. Hochschule Aachen, Germany ; Meyr, H.

Decoding algorithms that make not only use of soft quantized inputs but also deliver soft decision outputs have attracted considerable interest. This was motivated by newly developed soft output algorithms with reduced complexity and advances in VLSI technology. The authors present, to the best of their knowledge, the first high speed VLSI implementation of the soft output Viterbi algorithm. The 43 mm2 chip is designed for a 16 state convolutional code, and tested samples achieved a throughput of 50 Mbit/s. It is thus demonstrated that transmission schemes using soft output decoding can be considered practical even at very high throughputs. Since such decoding systems are more complex to design than hard output systems special emphasis is placed on the employed design methodology

Published in:

Global Telecommunications Conference, 1994. GLOBECOM '94. Communications: The Global Bridge., IEEE  (Volume:3 )

Date of Conference:

28 Nov- 2 Dec 1994