By Topic

An efficient switching network fault diagnosis for reconfigurable VLSI/WSI array processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yung-Yuan Chen ; Dept. of Comput. Sci., Chung-Hua Polytech. Inst., Hsin-Chu, Taiwan ; Ching-Hwa Cheng ; Jwu-E Chen

In this paper, we propose a new diagnosis scheme to detect and locate the switching network defects faults in fault-tolerant VLSI/WSI array processors. Error in testing that causes a good PE, switch and link to be considered as a bad one is called “killing error”. The issue of killing error in testing is addressed and the probability of killing error for our diagnosis scheme is analyzed and shown to be extremely low. The significance of this approach is the ability to detect and locate the multiple faults in switches and links with low testing circuit overhead, and to offer good testing quality and less diagnosis time. The diagnosis time of switching network is O(N), where N is the dimension of mesh array

Published in:

VLSI Design, 1995., Proceedings of the 8th International Conference on

Date of Conference:

4-7 Jan 1995