By Topic

Design of a highly reconfigurable interconnect for array processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
L. Kurian ; Dept. of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA ; D. Brewer ; E. John

Different interconnection topologies have different desirable properties and different algorithms run best on different networks. If the network topology is reconfigurable, it can be tailored to suit the particular algorithm being executed. Reconfigurability of processor arrays is also important from fault-tolerance point of view. An array processor that is programmable by the user any number of times to yield a different topology or to isolate faults is envisaged in this paper. The system has a host or controller that broadcasts a command to the interconnect to configure itself into a particular fashion. The interconnect uses static-RAM programming technology and can be programmed to different configurations by sending a different set of bits to the configuration RAM in the interconnect. We present three designs reconfigurable into array, ring, mesh, or Illiac mesh topologies. The first design is reconfigurable to different topologies, but provides no redundancy or fault tolerance. The second and third designs are capable of graceful degradation by eliminating faulty elements

Published in:

VLSI Design, 1995., Proceedings of the 8th International Conference on

Date of Conference:

4-7 Jan 1995