By Topic

Design of a VLSI parallel processor for fuzzy computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
G. Ascia ; Istituto di Inf. e Telecommun., Catania Univ., Italy ; V. Catania

The paper presents the design of a VLSI fuzzy processor which is capable of performing fuzzy inferences based on the α-level sets theory. The use of the α-level sets family to represent fuzzy sets allows a considerable saving of memory resources if compared with conventional fuzzy inference methods which use membership functions to represent fuzzy sets. The main features of the architecture presented are parallelism and scalability. The processor comprises a set of units which work parallelly and asynchronously to process the various rules. The structure is easy to scale up, as an increase in the number of processing units does not produce bottlenecks in performance. The performance obtainable is about 300 KFLIPS, with a clock frequency of 50 MHz, 8 input variables, either crisp or fuzzy, and an 8 bit resolution

Published in:

VLSI Design, 1995., Proceedings of the 8th International Conference on

Date of Conference:

4-7 Jan 1995